

Specification

METHODS AND CIRCUITS FOR POWER MANAGEMENT IN A TRANSCEIVER

PRIORITY CLAIM

Sub A1 This application claims priority to a provisional application entitled "Reset and Power Management" filed on October 8, 1998, having an application number 60/103,688.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention generally relates to methods and circuits for power management, and in particular, to methods and circuits for power management in network transceivers.

Description of the Prior Art

18 In a network, there are generally one or more servers connected to a number of client
19 machines via one or more hubs (or repeaters) and or switches. In each one of these devices,
20 there may be one or more transceivers. Each transceiver, if connected to another transceiver,
21 communicates with that transceiver. For example, generally speaking, a server machine has
22 a network card, and there is a transceiver on the network card. If the server is connected to a

1 repeater, it would be connected to the repeater at one of its ports and there would be a
2 transceiver at this port (and each port of the repeater) communicating with the server in
3 accordance with established protocols.

4 The manner in which the transceivers communicate with each other in an Ethernet
5 environment is dictated by IEEE 802.3u. In the specification, it is specifically provided that
6 for a 10 mb (mega bit per second) transceiver, during idle period (when the transceiver is not
7 connected to another transceiver), the transceiver is required to transmit an idle signal to
8 signal the existence of a live transceiver. In this manner, if another transceiver is connected
9 to this transceiver, the two transceivers will detect the existence of each other and initiate
10 communication protocol and transmit and receive data. Fig. 1a illustrates the industry
11 standard specified normal link pulse ("nlp") for transmission in the 10 mb mode. Note that
12 there is a single pulse 10 every 16 ms. For 10 mb auto negotiation mode, referring to Fig.
13 1b, the industry specification requires that there be pulses separated by 16 ms intervals and
14 each pulse 12 having a duration greater than a predefined duration. For 100 mb transceivers,
15 referring to Fig. 1c, the signal type MLT3 having 3 levels of signaling is used.

16 While the industry specifications provide the idle signal type for each mode of
17 operation, for 10/100 mb transceivers, the MLT3 type idle signal is specified. The
18 disadvantage with this specification is that the MLT3 signal consumes a high amount of
19 energy even when there is no activity. It increases power consumption and requires higher
20 cooling requirement – all results in higher system cost.

21 There is much advantage that can be had if the power consumption level of the
22 transceiver can be minimized. For example, if a repeater uses transceivers with low power

1 consumption, the repeater may be designed without the use of a mechanical cooling fan.
2 The lack of a cooling fan translates to lower overall system cost and higher system reliability
3 (there is not a fan to fail). For the 10/100 mb transceivers, there are many opportunities for
4 power savings if the circuits is designed to minimize power use.

5 Therefore, it is desirable to have a transceiver device with low power consumption.

6

7 **SUMMARY OF THE INVENTION**

8 It is therefore an object of the present invention to provide methods and circuits for
9 low-power transceiver devices.

10 It is another object of the present invention to provide methods and circuits for
11 minimizing power consumption during idle period.

12 It is yet another object of the present invention to provide methods for dividing a
13 10/100 mb transceiver into subcircuits in order to minimize power consumption.

14 Briefly, in a presently preferred embodiments of the present invention, a transceiver
15 circuit having 10 mb and 100 mb transmit and receive circuitries using the power saving
16 methods of the present invention is disclosed. The power consumption of the transceiver
17 circuit can be significantly reduced by providing each defined subcircuit with its own power
18 supply and means of activation and deactivation. However, the method for activating and
19 deactivating digital subcircuits and analog subcircuits are different and therefore different
20 types of control signals and methods are provided. Furthermore, there are two general types
21 of power-saving situations. The first type is near total circuit power-down and the second

1 type is partial circuit power-down. The present invention in yet another embodiment
2 discloses a method for minimizing energy usage during idle period.

3 An advantage of the present invention is that it provides methods and circuits for
4 low-power transceiver devices.

5 Another advantage of the present invention is that it provides methods and circuits
6 for minimizing power consumption during idle period.

7 Yet another advantage of the present invention is that it provides methods for
8 dividing a 10/100 mb transceiver into subcircuits in order to minimize power consumption.

9 These and other features and advantages of the present invention will become well
10 understood upon examining the figures and reading the following detailed description of the
11 invention.

IN THE DRAWINGS

14 Fig. 1a illustrates the waveform of normal link pulse.

15 Fig. 1b illustrates the waveform of fast link pulse.

16 Fig. 1c illustrates the waveform of a MLT3 signal.

17 Fig. 2 illustrates a clock management summary table of the preferred embodiment.

18 Fig. 3 illustrates a power management logic control table of the preferred
19 embodiment.
20

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

21 In a presently preferred embodiments of the present invention, a transceiver circuit
22 having 10 mb and 100 mb transmit and receive circuitries using the power saving methods

1 of the present invention is disclosed. The power consumption of the transceiver circuit can
2 be significantly reduced by providing each defined subcircuit with its own power supply and
3 means of activation and deactivation. However, the method for activating and deactivating
4 digital subcircuits and analog subcircuits are different and therefore different types of control
5 signals and methods are provided. Furthermore, there are two general types of power-saving
6 situations. The first type is near total circuit power-down and the second type is partial
7 circuit power-down.

8 In the first type of power-saving situation, two power-saving modes are provided. In
9 the first power-saving mode, the transceiver circuit is powered-down. This may be achieved
10 by providing a register and setting the proper register value to activate the power-down
11 mode, or providing a signal to a signal line to the transceiver circuit. In this mode, except
12 for allowing management transactions (by writing to a management register) to the
13 transceiver circuit, all power to other areas of the transceiver circuit is powered off, thus
14 achieving maximum power saving.

15 In the second power-saving mode (for near total circuit power-down), by asserting
16 the proper signal or register value, the present invention provides for nearly total power-
17 down when either (1) there is no valid signal on the media or (2) when there is no valid data
18 at the data interface (also known as media independent interface or MII). For the case where
19 there is no valid data on the MII, most of the subcircuits of the transceiver can be powered-
20 down.

21 For the case where there is no valid signal on the media (e.g. the transceiver is not
22 connected to another transceiver), an analog energy-detect circuit is turned on to monitor for

1 the existence of a signal on the media, and the serial management interface (or SMI) is
2 turned on to allow for any management transaction (for managing the transceiver device).
3 The rest of the receive circuits, which include all of the analog and digital circuits in the
4 receive path, are turned off.

Add ca7
5 Furthermore, the transmit circuit of the transceiver of the present invention sends out
6 an idle signal in accordance with the present invention. The link pulses of the preferred
7 embodiment for the 10/100 transceiver is a short duration pulse recurring every predefined
8 period (preferably every 16ms) like the industry specified normal link pulse (nlp) for
9 10baseT transceiver circuits. Although, the industry specification requires the MLT3 signal
10 type to indicate a live connection on the media for 10/100 transceiver circuits. However, the
11 MLT3 signal type consumes more power than otherwise. In the 10/100 transceiver of the
12 present invention, a normal link pulse is used rather than the MLT3 pulse.

13 Upon receiving activity on the media, the transceiver circuit of the present invention
14 immediately changes to a MLT3 type signal and enters into auto-negotiation mode (if
15 activated). In this manner, although contravening industry specification, only minimal
16 energy is used to indicate that the transceiver is alive and available. If the energy-detect
17 circuit detects signal energy on the media, the receive circuit is turned on immediately. If
18 the energy-detect circuit does not detect signal energy on the media after a predefined period,
19 the transceiver circuit is powered down as described above.

20 For partial circuit power-down type of power saving methods, the transceiver of the
21 present invention uses two clock management and power management to manage power
22 consumption. Note that for digital circuits, stopping the clock to a particular circuit block

1 effectively powers the block down, and for analog circuits, power down is achieved by
2 asserting the power-down pin for the corresponding block.

3 Several clock signals are provided with the transceiver of the present invention. A
4 clk_free clock signal provides a free running 25 MHz clock buffered from a crystal circuit; a
5 clk_tx clock signal provides a free running 20/25 MHz transmit clock synthesized by a
6 transmit PLL circuit where the clock frequency is controlled by another signal; and a clk_rx
7 clock signal provides a 20/25 MHz Recovery clock where the frequency of this clock is
8 controlled by another signal and this clock signal locks to clk_tx when no data is presented
9 on the media and it is locked to the data when it is detected.

10 Additionally, several other clock signals are provided to the digital portion of the
11 transceiver of the present invention. A bt_txc_20 signal provides a 20 MHz transmit clock
12 for 10 BaseT circuit; a bt_rxc_20 signal provides a 20 Mhz recovery clock for 10BaseT
13 circuit; a tx_txc signal provides 25 MHz transmit clock for 100 BaseT 100Base FX circuit; a
14 tx_rxc signal provides 25 MHz recovery clock for 100 BaseT 100Base Fx circuit; a mii_txc
15 signal providing a 25/2.5/10/25/20 MHz transmit clock for MII-100/MII-10/MII-10-
16 Serial/SYM-100/SYM-10 interface; a mii_rxc 25/2.5/10/25 MHz recovery clock for MII-
17 100/MII-10/MII-10-Serial/SYM100 interface; a cp_arb clock for auto-negotiation/arbitration
18 circuit. The timers, mii-management, and led circuit of the transceiver of the present
19 invention use the clk_free clock signal directly, which is always on. The mii-management
20 and timers circuits need to have the clock signal even in power down mode in order to
21 control the transceiver.

1 Referring to Fig. 2, a clock management summary table of the preferred embodiment
2 is illustrated. Here, the operation modes are listed in the column titles. It can be seen that
3 during the power-down mode, all of the clock signals are off to save power. In the energy-
4 detect mode, only the mii_txc and cp_arb clock signals are activated to run the
5 corresponding circuits. In the auto-negotiation mode, the mii_txc and cp_arb signals are
6 activated to conduct the auto-negotiate task. During 10 BaseT operation, the clock signals
7 for the 100 BaseT circuits are turned off. Likewise, during 100 BaseTx operation, the clock
8 signals for the 10 BaseT circuits are turned off. For serial 10 BT operation, the clock signals
9 for the 100 BaseT circuits are turned off. For the FX mode, the clock signals for 10 BaseT
10 operation and cp_arb signal are turned off. For test loop back operation, this operation is
11 conducted using 100 BaseT clock signals. For PCS (Physical Coding Sublayer) bypass 10
12 operation, the clock signals for the 100 BaseT circuits are turned off as well as the mii_rxc
13 and cp_arb signals. For PCS bypass 100 operation, the clock signals for the 10 BaseT
14 circuits are turned off as well as the mii_txc and cp_arb signals. As can be seen here, each
15 clock signals corresponds to certain digital circuit blocks in the transceiver of the present
16 invention. By turning off a clock signal, the corresponding circuit block of the transceiver is
17 turned off.

18 For the analog portion of the transceiver of the present invention, a number of clock
19 signals are provided as well. A mr_pd_pll signal controls the power to the transmit-PLL and
20 clock recovery circuit. A mr_pd_equal signal controls the power to the equalizer and slicer.
21 A mr_pd_bt_rcvr signal control the power to the analog portion of the 10 BaseT receiver. A
22 mr_pd_lp signal controls the power to the link pulse circuit (inside the energy detect block).

1 A mr_pd_en_det signal for control the energy detect circuit. A mr_pd_fx signal for
2 controlling the fx circuit and a mr_pwr_dwn signal for controlling the test, reference bias,
3 and transmit blocks.

4 Referring to Fig. 3, a power management logic control table of the present invention
5 is illustrated. Here, the operation modes are listed in the column titles and the various
6 control signals are listed in the row titles. Note that a signal of “1” powers down the
7 corresponding circuit. It can be seen that during the power down mode, all of the control
8 signals power down their corresponding circuit. During the energy detect mode, only the
9 mr_pd_en_det signal is activated. During the auto-negotiation mode, only the mr_pd_fx
10 signal powers down its corresponding circuit. During 10 BaseT operation, the circuits
11 corresponding to the mr_pd_pll, mr_bt_rcvr and mr_pd_en_det signals are active. During
12 100 BaseTx operation, the circuits corresponding to the mr_pd_pll, mr_pd_equal, and
13 mr_pd_en_det are active. For the FX mode, the circuits corresponding to mr_pd_pdd and
14 mr_pd_fx are active. In conducting test loopback, the circuits corresponding to mr_pd_pll,
15 mr_pd_equal, and mr_pd_fx signals are active. For PC bypass 10 operation, the circuits
16 corresponding mr_pd_pll, mr_bt_rcvr, and mr_pd_en_det signals are active. For PCS
17 bypass 100 operation, the circuits corresponding to mr_pd_pll, mr_pd_equal, and
18 mr_pd_en_det signals are active.

19 While the present invention has been described with reference to certain preferred
20 embodiments, it is to be understood that the present invention is not to be limited to such
21 specific embodiments. Rather, it is the inventor's intention that the invention be understood
22 and construed in its broadest meaning as reflected by the following claims. Thus, these

1 claims are to be understood as incorporating and not only the preferred embodiment
2 described herein but all those other and further alterations and modifications as would be
3 apparent to those of ordinary skill in the art.
4

What we claim are: